Multi-gate modulation doped In 0.7 Ga 0.3 As quantum well FETs (MuQFETs) are simulated, fabricated and analyzed in detail. The devices operate in both classical and non-classical quantum regime. Due to its robust electrostatics, its excellent channel transport properties and its versatile classical and quantum mode operation capability, In 0.7 Ga 0.3 As MuQFET is promising device architecture for future ultra low power information processing applications.
Introduction
Compound semiconductor materials (III-V) such as indium gallium arsenide (In 0.70 Ga 0.30 As) (1), InAs (2) and InSb (3) due their superior carrier transport properties, are being actively researched as replacement for Silicon (Si) channel materials for digital logic applications. Planar quantum-well FETs (QWFETs) in III-V material system have already demonstrated superior performance than the state-of-the-art planar Si MOSFETs particularly for low supply voltage (Vcc) logic applications. A key research challenge remains in addressing the scalability of III-V based quantum-well FETs to sub-14 nm node logic applications while still maintaining their superior transport advantage over their Si counterpart. In this study we propose and experimentally demonstrate a novel non-planar, multi-gate, modulation doped, strained In 0.7 Ga 0.3 As quantum well FET (MuQFET), combining the advantages of multi-gate configuration and high mobility quantum well channel. Further, we experimentally demonstrate the enhancement mode (normally off) operation of the modulation doped In 0.7 Ga 0.3 As MuQFET (necessary for direct coupled FET logic applications) through aggressive scaling of the fin thickness. By performing three dimensional numerical simulations we elucidate the important differences between the MUQFET device architecture investigated here and a surface channel III-V FINFET (4), with former being more suitable for low power, high performance digital logic applications. In addition, the quantum well layer structure and the ultra-thin fin geometry, confine the electrons in a one-dimensional (1D) quantum wire configuration. With a pair of split wrapped gates configuration with a proper bias in the depletion mode, the electrons can be confined in a quantum dot (0D). As we scale the size of the quantum dots by reducing the distance between the pair of split gates, it is likely that the quantum dot accommodates only a few electrons. Therefore, we expect the ultra scaled devices to operate in the Coulomb blockade (CB) regime as single electron transistors for reconfigurable and ultra-low-power binary decision diagram (BDD) logic applications (5). We provide preliminary experimental results of drain current oscillations, indicative of potential CB operation, observed in the fabricated split gate InGaAs MuQFET devices. Figure 1 (c). To understand the important differences between the In 0.53 Ga 0.47 As FINFET (Fig. 1b) and the In 0.70 Ga 0.30 As MuQFET in terms of electrostatics, carrier confinement, short channel effects and transport properties, we perform three-dimensional (3D) numerical simulations using the Sentaurus device simulator (7). Interestingly, in FINFETs, due to the surface inversion, carriers accumulate along the two sidewalls and the top surface of the fin causing higher scattering and lower mobility. In contrast, for the MuQFET devices, the carriers are more uniformly spread along the entire width of the fin resulting in pronounced volume conduction and less impact of scattering of the carriers from the etched sidewalls (Figure 3a) .This results in much higher mobility and drive current in MuQFET devices compared to their FINFET counterpart. Figure 3b shows the conduction band profile for the FINFET and MuQFET devices further confirming the enhanced bulk conduction phenomenon in the latter. electron beam lithography, fins of varying widths (ranging from 60nm to 500nm) and flared source/drain regions are patterned. A low power BCl 3 /Ar plasma dry etch is employed to etch the fin sidewalls to an isolation depth of 60nm. This isolation depth was selected to reach the wide gap In 0.52 Al 0.48 As bottom barrier and was considered sufficient to provide device to device isolation, particular at lower than room temperature operating ambient condition. In the future, a more anisotropic dry etch will be employed to etch the fins down to the semi-insulating InP substrate for more robust device isolation. The nested dummy fins crowding the central active fin are intentionally incorporated to reduce the electron deflection error during e-beam pattering due to the underlying semiinsulating substrate. The source/drain metallization is achieved by Ni(10nm)/Ge(30nm)/Au(80nm) evaporation and lift-off. Ni is pre-deposited to help Ge (n type) diffuse in and make direct contact to the quantum well. A 350℃ annealing in the N 2 ambient for 90s is used to form the alloyed ohmic contacts. A 10nm thick Al 2 O 3 high-k dielectric is deposited using atomic layer deposition (ALD) with H 2 O and TMA as the precursors at 300℃. A pair of wrap-around split gates are defined using electron beam lithography and formed using Ti (10nm)/Ni(10nm)/Au (80nm) by evaporation and lift-off process. While for classical FET operation, a single gate is enough to modulate the channel conductivity and provide device operation, we are also interested in the nonclassical quantum mode operation of the fabricated device for low supply voltage logic operation (5). The pair of split gates is incorporated to transform the quantum wire MuQFET into a quantum dot by confining the electrons along the channel length as well. A Cl 2 plasma dry etch process is used to etch the Al 2 O 3 dielectric to open the source/drain contact regions. The device structure is depicted in Figure 4 (b) and a top view scanning electron micrograph (SEM) is shown in Figure 4 different fin widths are shown in Figure 5(a) . The threshold voltage, as predicted by the simulation results, shifts positively with scaling of the fin width. This indicates that the depletion effect from sidewall induced by the difference in the work function between the gate metal electrode and the semiconductor as well as the surface states is becoming more significant with the reduction in the fin dimension, as the MuQFET transitions from a top gate configuration to the multi-gate configuration. The substrate leakage, most likely due to conduction through the In 0.52 Al 0.48 As barrier layer, adversely affects the off-state performance of the transistors at room temperature, which would be much improved by cooling down the devices. The low temperature transfer characteristic is shown in Figure  5 (b) with Ion-Ioff ratio exceeding 2×10
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. The gate leakage is also suppressed (< 10 -11 A/um) from the use of high-k dielectric instead of the Schottky gate. In Figure 5(c) , the fabricated devices with 60nm fin width exhibit excellent transistor output characteristics. The highest on-current achieved in the fabricated In 0.70 Ga 0.30 As MuQFET devices is 60 uA/um at V DS = 0.5V. The device pinch-off occurs at 250mV implying high device self-gain at very low supply voltage.
Non-classical Single Electron Transistor (SET) Operation:
The fabricated devices are also measured in the very low drain bias regime (1-2mV) at 4.2K. A drain conductance fluctuation is observed as shown in Figure 6 (a). The contour map of the drain conductance suggests formation of a partial coulomb diamond-like shape is shown in Figure 6 (b). The drain conductance fluctuation behavior can be attributed to true coulomb oscillations resulting from single electron tunneling into the bound states present in the dot under low drain bias, as the potential of the dot is tuned using the gate bias. 3D numerical simulations are conducted to explore the size of the quantum dot (Figures 7(a)-(b) ). At Vg=-0.26V, the tunneling resistance is 2.5MOhm (greater than h/e 2 ) which is calculated from the I-V simulation of the electrostatically defined tunnel junction at low bias. In this gate bias regime, the electrons are confined in a coulomb island with two 
Conclusions
In summary, multi-gate modulation doped In 0.7 Ga 0.3 As quantum well FETs are simulated, fabricated and analyzed in detail. The devices are shown to be operated in both classical as well as in non-classical quantum regime. The FETs exhibit reasonable on current as well as excellent pinch off at very low drain voltages indicating its promise for low power CMOS digital logic applications. By incorporating a pair of wrap-around split gates, a quantum dot is realized in the In 0.7 Ga 0.3 As MuQFET using a combination of split gate induced electrostatic confinement as well as fin width and quantum-well heterostructure induced structural confinement. Drain conductance oscillation is observed indicating potential coulomb blockade operation of the device. We believe that the modulation doped In 0.7 Ga 0.3 As quantum well FET is promising device architecture for future ultra low power information processing applications.
